CORTEXA
← Browse
semantic_scholarProceedings of the 10th Asia-Pacific Workshop on Networking2026-08-05

KaeTE: Towards Practical Neural Traffic Engineering with Lagrangian Duality and Learning-to-optimize

Zirui Ou, Yanghao Zhang, Jie Gui, Qun Huang

TL;DR: KaeTE is presented, an ML-based TE solver that supports dynamic network conditions and the throughput objective and adopts a learning-to-optimize (L2O)-inspired model to iteratively refine the dual variables and ensures that the final TE solutions do not overload any link.

Traffic engineering (TE) is becoming increasingly important in modern networks, as it can improve network performance by splitting traffic across paths. However, traditional TE solvers can be too slow for rapid changes, while recent machine learning (ML) solvers are fast but often fail to support dynamic network conditions, such as topology changes or link capacity changes. Moreover, they usually support only simple TE objectives that do not account for potential link overload, which makes them less practical. In this paper, we present KaeTE, an ML-based TE solver that supports dynamic network conditions and the throughput objective. The design of KaeTE leverages the convexity of the throughput objective. Specifically, KaeTE first makes the throughput objective strongly convex through regularization. KaeTE then adopts a learning-to-optimize (L2O)-inspired model to iteratively refine the dual variables. To ensure that the final TE solutions do not overload any link, KaeTE generates the final TE solutions and the corresponding throughput objective value through a constraint-aware loss function. Evaluations on both dynamic and static network conditions show that KaeTE consistently outperforms baselines in our evaluated settings.

Related papers

semantic_scholarProceedings of the 10th Asia-Pacific Workshop on Networking2026-08-05

CheckWork: Enabling Trace-Driven Analysis of Checkpointing Overhead in Distributed ML Training

Eldar T. Hasanov, Adel Sefiane, Alireza Farshin, Marios Kogias

TL;DR: CheckWork is presented, a framework that generates checkpoint-aware Chakra execution traces by augmenting training DAGs with checkpoint operations that enable realistic simulation of checkpointing strategies using existing system simulators and analyse interference between checkpoint traffic and training communication in multi-job environments.

Checkpointing is a fundamental mechanism for fault tolerance in large-scale distributed machine learning (ML) training, but it can introduce significant overhead due to interactions with compute and communication phases. Evaluating checkpointing strategies on production clusters…

semantic_scholarProceedings of the 10th Asia-Pacific Workshop on Networking2026-08-05

TurboLearn: Harnessing Accurate and Line-Rate Deep Learning on Programmable Switches

Zhifan Jiang, Longlong Zhu, Jiashuo Yu, Linying Zheng, Chunming Wu, Xiang Chen

TL;DR: TurboLearn achieves high accuracy and line-rate performance by co-designing inference across the switch ASIC and switch OS on the same switch by co-designing inference across the switch ASIC and switch OS on the same switch.

The intelligent data plane (IDP) embeds deep learning (DL) models on switches for line-rate traffic analysis, but hardware constraints often force simplified models, reducing accuracy, while complex models like Transformers remain undeployable. We present TurboLearn, which achiev…

semantic_scholarProceedings of the 10th Asia-Pacific Workshop on Networking2026-08-05

Turbolearn: Harnessing Accurate and Line-Rate Deep Learning on Programmable Switches

Zhifan Jiang, Longlong Zhu, Jiashuo Yu, Linying Zheng, Chunming Wu, Xiang Chen

TL;DR: Turbolearn co-designs the switch ASIC and switch OS to split inference into a hardware fast path and a software normal path: the fast path performs lightweight feature extraction and classification at line rate, while only low-confidence flows are offloaded to the normal path for full inference.

Intelligent data plane (IDP) enables line-rate traffic analysis by embedding deep learning (DL) models in network switches. However, existing IDP systems must fit the entire inference pipeline into the switch data plane, forcing simplified models and sacrificing accuracy under ti…