CORTEXA
← Browse
arxivcs.PLcs.AReess.SY2026-07-09

ESBMC-Arduino: Closing the Deployment Gap for Formal Verification of Open-Hardware PLCs

Pierre Dantas, Lucas Cordeiro, Waldir Junior

OpenPLC, Arduino OPTA, CONTROLLINO, and Industrial Shields M-Duino bring IEC 61131-3 to low-cost microcontrollers used in real automation and industrial control system (ICS) security research. Existing open-source verifiers for IEC 61131-3, including ESBMC-PLC, prove safety over an abstract scan-cycle model with idealized unbounded integers. The board artifact runs on a resource-constrained microcontroller unit (MCU) with 16-bit words (8-bit AVR Arduinos), and sensors are read via a finite-resolution analog-to-digital converter (ADC). We show this deployment gap makes naive width-aware verification unsound: across 123 real programs, checking 16-bit overflow without a hardware input model yields 44% false alarms (54/123) and finds no genuine defects, because it explores sensor values no ADC can produce. Since the gap lies where computation meets the physical process - a bounded sensor reading scaled by finite-width arithmetic into an actuation command - an overflow can silently suppress a safety action, such as a high-level alarm. An unbounded input model fabricates alarms that no environment can trigger. We present hardware-faithful verification for IEC 61131-3 on open hardware: a declarative hardware abstraction layer (HAL) descriptor (width, ADC/PWM resolution, I/O binding) and a sound lowering that interprets arithmetic at target width and constrains inputs to hardware-realizable ranges. We instantiate it for Arduino as ArduinoTool, deriving HAL parameters from official cores and realizing the input-range model in the ESBMC Ladder Diagram (LD) frontend. On the 123-program corpus, the HAL annotator eliminates all 54 false alarms while preserving robustness proofs, and a controlled corpus demonstrates the rare width-dependent defects it detects with realizable witnesses.

View free PDFSource page

Related papers

arxivcs.PLcs.AR2026-07-21

High-Level Synthesis of Efficient Pipelines with Visibility Control

Jungin Rhee, Minseong Jang, Jaewoo Kim, Jeehoon Kang

High-level synthesis (HLS) raises the abstraction of hardware design from concurrent register-transfer level (RTL) programs to sequential programs. Among the forms of parallelism HLS exploits, pipelining demands fine-grained control over pipeline structure and hazard resolution t…

View free PDFSource page
arxiveess.SYcs.AIcs.AR2026-06-29

Model Predictive Current Control with Harmonic Correction for Single-Phase AC-DC EV Charging

Changhong Li, Bharathkumar Hegde, Biswajit Basu, Shreejith Shanker

The increasing integration of Electric Vehicles (EVs) has imposed a growing harmonic challenge on the power grid. For AC/DC Power Factor Correction (PFC) in single-phase On-Board Chargers (OBCs), Model Predictive Current Control (MPCC) improves the current quality by predicting a…

View free PDFSource page
arxivcs.AIcs.ARcs.CEeess.SY2026-07-07

Auto-DSM Under the Lens: A Black-Box Evaluation Framework for LLM-Based DSM Generation

Niels Potters, Theo Hofman

This paper presents a black-box evaluation framework to systematically assess the ability of Large Language Models (LLMs) to generate Design Structure Matrices (DSMs) from structured technical documentation. Motivated by the closed-source nature of current Auto-DSM pipelines, the…

View free PDFSource page
arxiveess.SPcs.AIcs.AReess.SY2026-06-25

Inverse Design of Compact and Wideband Inverted Doherty Power Amplifiers Using Deep Learning

Han Zhou, Haojie Chang, David Widen, Christian Fager

This paper presents a deep learning-assisted methodology for the inverse synthesis of a compact, wideband inverted Doherty power amplifier (PA). Convolutional neural networks (CNNs) and genetic algorithms (GAs) are jointly employed to generate pixelated Doherty combiner networks…

View free PDFSource page
arxivcs.CRcs.AIcs.AR2026-07-16

Lazy Arithmetic using Systolic Arrays for Closing the Verification Gap on Embedded Systems

Taisa Kushner, Ryan McCleeary, Martin Brain

Complex algorithms such as deep neural networks are increasingly being deployed on embedded, resource constrained platforms. However, existing hardware and software schemes for implementing these models on the edge fall short, particularly for safety-critical applications such as…

View free PDFSource page